

On Proving with Event-B that a Pipelined Processor Model Implements its ISA Specification

John Colley

Dependable Systems and Software Engineering

July 2009

Supervisor

Michael Butler

Introduction

- System-on-Chip (SoC) Microprocessors
- Motivation
- Instruction Set Architecture (ISA) Specification
- Arithmetic Instruction Specification in Event-B
- Deriving a Pipelined Implementation with Refinement
- Summary and Future Work

System-on-Chip (SoC) Microprocessors

- Typically 5-stage pipeline RISC
- Based on DLX architecture
- “Small is Beautiful” Kurt Keutzer, UCB, 2008
 - Silicon Constraints
 - Interconnect
 - Power and Energy
 - Variability
 - Reliability
 - *Verifiability*
- Mobile Applications – ARM, MIPS


Motivation

- Each pipeline stage is a process running *concurrently* with all the other stages
- Communication is by shared variables (pipeline registers)
- New high-level languages speed up design
 - Bluespec, CAL
 - high-level synthesis to RTL
 - based on Guarded Atomic Actions
- *But*, verification is still
 - performed on low-level, RTL description
 - predominantly test-based

Pipeline Verification Goals

- Start Verification at the Specification Level
- Explore Micro-Architectural Alternatives at the Specification Level
- Close the Gap between Specification and Implementation
- Exploit Synergy with Bluespec, CAL
- Incorporate Proof-based techniques into the established SoC Verification Flow

5-stage RISC SoC Processor



Generic Operations

Load
Store
Branch
ArithRR
ArithImm

Pipeline Stages

Instruction Fetch (IF)
Instruction Decode (ID)
Execute (EX)
Memory Access (MEM)
Writeback (WB)

 - pipeline register

Microprocessor Specification: Term Rewriting Systems

†Defined as a tuple (S, R, S_0) where

- S is a set of terms
- R is a set of re-writing rules
- S_0 is a set of initial terms, $S_0 \subseteq S$

States: represented by TRS terms

Transitions: represented by TRS rules:-

$$\frac{s1 \text{ if } p(s1)}{s2}$$

where $s1$ and $s2$ are terms and p is a predicate

Example : Microprocessor Op rule

```
Proc(pc, rf, im)    if im[pc] = Rr := Op(Ra, Rb)
Proc(pc + 1, rf[Rr := v], im) where v := Op(rf[Ra], rf[Rb])
```

Microprocessor Specification: Term Rewriting Systems

†Defined as a tuple (S, R, S_0) where

- S is a set of terms
- R is a set of re-writing rules
- S_0 is a set of initial terms

Operation specified as a transformation on the processor registers

States: represented by registers
Transitions: represented by TRS rules:-

$s1$ if $p(s1)$
 $s2$

where $s1$ and $s2$ are terms and p is a predicate

Example : Microprocessor Op rule

$\text{Proc}(pc, rf, im) \rightarrow \text{Proc}(pc + 1, rf[Rr := v], im)$ if $im[pc] = Rr := \text{Op}(Ra, Rb)$ where $v := \text{Op}(rf[Ra], rf[Rb])$

Abstract Context: Arithmetic Instruction

context PIPEC

constants Register Rr Ra Rb NOP ArithRROp

sets Op // Operations

axioms

@axm1 Register \subseteq \mathbb{N} // Processor Register Identifier

@axm2 Rr \in Op \rightarrow Register // Destination Register

@axm3 Ra \in Op \rightarrow Register // First Source Register


@axm4 Rb \in Op \rightarrow Register // Second Source Register

@axm5 ArithRROp \subseteq Op // Register/Register Arithmetic Operations

@axm6 NOP \in Opcode // No Operation

@axm7 NOP \notin ArithRROp

end



† A proposal for records in Event-B
Evans and Butler, Lecture Notes in Computer Science, 2006

Abstract Machine: Arithmetic Instruction

machine PIPEM sees PIPEC

variables Regs WBop

invariants

@inv1 Regs \in Register $\rightarrow \mathbb{Z}$ // The Process State File

.

event ArithRR

any pop

where


@grd1 pop \in ArithRROp

then


@act1 Regs(Rr(pop)) := Regs(Ra(pop)) + Regs(Rb(pop))

end

end




Abstract Machine: Microarchitecture



```
event ArithRR
  any pop
  where
    @grd1 pop ∈ ArithRRop
  then
    @act1 Regs(Rr(pop)) := Regs(Ra(pop)) + Regs(Rb(pop))
    @act2 WBop := pop
end
```

Refinement: 2-stage pipeline (EXecute and WriteBack)



```

event EX
  any ppop
  where
    @grd1 ppop ∈ ArithRR0p
  then
    @act1 EXALUoutput := Regs(Ra(ppop)) + Regs(Rb(ppop))
    @act2 EXop := ppop
  end
end


```

```

event WB refines ArithRR
  where
    @grd1 EXop ∈ ArithRR0p
  with
    @pop pop = EXop
  then
    @act1 Regs(Rr(EXop)) := EXALUoutput
    @act2 WBop := EXop
  end
end

```

Refinement: 2-stage pipeline (EXecute and WriteBack)




```

event EX
  any ppop
  where
    @grd1 ppop ∈ ArithRR0p
  then
    @act1 EXALUoutput := Regs(Ra(ppop)) + Regs(Rb(ppop))
    @act2 EXOp := ppop
  end
end
  
```


```

event WB refines ArithRR
  where
    @grd1 EXOp ∈ ArithRR0p
  with
    @pop pop = EXOp
  then
    @act1 Regs(Rr(EXOp)) := EXALUoutput
    @act2 WBop := EXOp
  end
end
  
```

Pipeline Feedback and Interleaving




$E2$ followed by $E1$ ($E2;E1$) is equivalent to $E1 \parallel E2$



There is **NO** Interleaving that represents $E1 \parallel E2$

Consider *Sequential* Execution[†]



convergent event EX

any *ppop*

where

@grd1 *ppop* ∈ ArithRROp

@grd2 *ppop* ≠ EXop

@grd3 WBop = EXop

then

@act1 EXALUoutput := Regs(Ra(*ppop*)) + Regs(Rb(*ppop*))

@act2 EXop := *ppop*

end

event WB **refines** ArithRR

where

@grd1 EXop ∈ ArithRROp

@grd2 WBop ≠ EXop

with

@pop pop = EXop

then


@act1 Regs(Rr(EXop)) := EXALUoutput

@act2 WBop := EXop

end

[†] Computer Architecture: Complexity and Correctness
Müller and Paul, Springer, 2000

Sequential Execution: Discovering the Invariant



```

convergent event EX
  any ppop
  where
    @grd1 ppop ∈ ArithRR0p
    @grd2 ppop ≠ EXop
    @grd3 WBop = EXop
  then
    @act1 EXALUoutput := Regs(Ra(ppop)) + Regs(Rb(ppop))
    @act2 EXop := ppop
  end
end


```

```


event WB refines ArithRR
  where
    @grd1 EXop ∈ ArithRR0p
    @grd2 WBop ≠ EXop
  with
    @pop pop = EXop
  then
    @act1 Regs(Rr(EXop)) := EXALUoutput
    @act2 WBop := EXop
  end
end

```



Sequential Execution: Discovering the Invariant



Sequential Execution: Discovering the Invariant



Sequential Execution: Discovering the Invariant



```

convergent event EX
  any ppop
  where
    @grd1 ppop ∈ ArithRROp
    @grd2 ppop ≠ EXOp
    @grd3 WBOp = EXOp
  then
    @act1 EXALUoutput := Regs(Ra(ppop)) + Regs(Rb(ppop))
    @act2 EXOp := ppop
  end
end

```


```

event WB refines ArithRR
  where
    @grd1 EXOp ∈ ArithRROp
    @grd2 WBOp ≠ EXOp
  with
    @pop pop = EXOp
  then
    @act1 Regs(Rr(EXOp)) := EXALUoutput
    @act2 WBOp := EXOp
  end
end

```

Sequential Execution: Discovering the Invariant

$$WBop = EXop \vee (WBop \neq EXop \wedge EXALUoutput = Regs(Ra(EXop)) + Regs(Rb(EXop)))$$



```

convergent event EX
  any ppop
  where
    @grd1 ppop ∈ ArithRR0p
    @grd2 ppop ≠ EXop
    @grd3 WBop = EXop
  then
    @act1 EXALUoutput := Regs(Ra(ppop)) + Regs(Rb(ppop))
    @act2 EXop := ppop
  end
end

```


```

event WB refines ArithRR
  where
    @grd1 EXop ∈ ArithRR0p
    @grd2 WBop ≠ EXop
  with
    @pop pop = EXop
  then
    @act1 Regs(Rr(EXop)) := EXALUoutput
    @act2 WBop := EXop
  end
end

```

Sequential Execution: Discovering the Invariant

$$WBop = EXop \vee (WBop \neq EXop \wedge EXALUoutput = Regs(Ra(EXop)) + Regs(Rb(EXop)))$$



```


convergent event EX
  any ppop
  where
    @grd1 ppop ∈ ArithRR0p
    @grd2 ppop ≠ EXop
    @grd3 WBop = EXop
  then
    @act1 EXALUoutput := Regs(Ra(ppop)) + Regs(Rb(ppop))
    @act2 EXop := ppop
  end
end
  
```

```

event WB refines ArithRR
  where
    @grd1 EXop ∈ ArithRR0p
    @grd2 WBop ≠ EXop
  with
    @pop pop = EXop
  then
    @act1 Regs(Rr(EXop)) := EXALUoutput
    @act2 WBop := EXop
  end
end
  
```

Sequential Execution: Simplifying the Invariant

$$WBop \neq EXop \Rightarrow EXALUoutput = Regs(Ra(EXop)) + Regs(Rb(EXop))$$



```


convergent event EX
  any ppop
  where
    @grd1 ppop ∈ ArithRR0p
    @grd2 ppop ≠ EXop
    @grd3 WBop = EXop
  then
    @act1 EXALUoutput := Regs(Ra(ppop)) + Regs(Rb(ppop))
    @act2 EXop := ppop
  end
end
  
```

```


event WB refines ArithRR
  where
    @grd1 EXop ∈ ArithRR0p
    @grd2 WBop ≠ EXop
  with
    @pop pop = EXop
  then
    @act1 Regs(Rr(EXop)) := EXALUoutput
    @act2 WBop := EXop
  end
end
  
```

Sequential Execution: A Correct Refinement of the Abstract Model

$$WBop \neq EXop \Rightarrow EXALUoutput = Regs(Ra(EXop)) + Regs(Rb(EXop))$$




Consider *Parallel* Execution



```

event EXWB refines ArithRR
  any ppop
  where
    @grd1 EXop ∈ ArithRROp
    @grd2 ppop ∈ ArithRROp
  with
    @pop pop = EXop
  then
    @act1 Regs(Rr(EXop)) := EXALUoutput
    @act2 WBop := EXop
    @act3 EXALUoutput := Regs(Ra(ppop)) + Regs(Rb(ppop))
    @act4 EXop := ppop
end
  
```


Consider *Parallel* Execution



event EXWB refines ArithRR

any *ppop*

where

@grd1 $EXop \in \text{ArithRROp}$

@grd2 $ppop \in \text{ArithRROp}$

with

@pop $pop = EXop$

then

@act1 $\text{Regs}(\text{Rr}(EXop)) := \text{EXALUoutput}$


@act2 $\text{WBop} := EXop$

@act3 $\text{EXALUoutput} := \text{Regs}(\text{Ra}(ppop)) + \text{Regs}(\text{Rb}(ppop))$

@act4 $EXop := ppop$

end

Consider *Parallel* Execution



event EXWB refines ArithRR
 any *ppop*
 where

@grd1 EXop ∈ ArithRROp
 @grd2 *ppop* ∈ ArithRROp

with


@pop pop = EXop

then

@act1 Regs(Rr(EXop)) := EXALUoutput
 @act2 WBop := EXop
 @act3 EXALUoutput := Regs(Ra(*ppop*)) + Regs(Rb(*ppop*))
 @act4 EXop := *ppop*

end

Parallel Execution must detect potential *RAW Hazard*[†].....



event EXWB refines ArithRR
any *ppop*
where

@grd1 $EXop \in ArithRR0p$
 @grd2 $ppop \in ArithRR0p$
 @grd3 $Rr(EXop) \neq Ra(ppop)$ // no RAW hazard on register a
 @grd4 $Rr(EXop) \neq Rb(ppop)$ // no RAW hazard on register b

with

@pop pop = EXop


then

@act1 $Regs(Rr(EXop)) := EXALUoutput$
 @act2 $WBop := EXop$
 @act3 $EXALUoutput := Regs(Ra(ppop)) + Regs(Rb(ppop))$
 @act4 $EXop := ppop$

end

Computer Architecture: A Quantitative Approach
Hennessy and Patterson, 1990

.... and deal with the *RAW Hazard* correctly



```
event EXWBRAWa refines ArithRR
any ppop
where
```

```
@grd1 EXOp ∈ ArithRROp
@grd2 ppop ∈ ArithRROp
@grd3 Rr(EXOp) = Ra(ppop) // RAW hazard on register a
@grd4 Rr(EXOp) ≠ Rb(ppop)
```

with


```
@pop pop = EXOp
```

then

```
@act1 Regs(Rr(EXOp)) := EXALUoutput
@act2 WBop := EXOp
@act3 EXALUoutput := EXALUoutput + Regs(Rb(ppop))
@act4 EXOp := ppop
```

end

.... and deal with the *RAW Hazard* correctly



```

event EXWBRAWa refines ArithRR
any ppop
where
  @grd1 EXOp ∈ ArithRR0p
  @grd2 ppop ∈ ArithRR0p
  @grd3 Rr(EXOp) = Ra(ppop) // RAW hazard
  @grd4 Rr(EXOp) ≠ Rb(ppop)
with
  @pop pop = EXOp
then
  @act1 Regs(Rr(EXOp)) := EXALUoutput
  @act2 WBop := EXOp
  @act3 EXALUoutput := EXALUoutput + Regs(Rb(ppop))
  @act4 EXOp := ppop
end

```

Summary and Future Work

- A Systematic Method for Pipelined Hardware Component Specification is being developed using Event-B refinement and automatic proof
 - Micro-architectural Exploration and Verification can be raised to the Specification Level
 - A route to Bluespec, CAL is being explored
 - Can potentially be incorporated into an existing High-Level Synthesis Methodology