# On Proving with Event-B that a Pipelined Processor Model Implements its ISA Specification

John Colley
Dependable Systems and Software Engineering
July 2009

Supervisor
Michael Butler



#### Introduction

- System-on-Chip (SoC) Microprocessors
- Motivation
- Instruction Set Architecture (ISA) Specification
- Arithmetic Instruction Specification in Event-B
- Deriving a Pipelined Implementation with Refinement
- Summary and Future Work



### System-on-Chip (SoC) Microprocessors

- Typically 5-stage pipeline RISC
- Based on DLX architecture
- "Small is Beautiful" Kurt Keutzer, UCB, 2008
  - Silicon Constraints
    - Interconnect
    - Power and Energy
    - Variability
    - Reliability
    - Verifiability
- Mobile Applications ARM, MIPS



#### **Motivation**

- Each pipeline stage is a process running concurrently with all the other stages
- Communication is by shared variables (pipeline registers)
- New high-level languages speed up design
  - Bluespec, CAL
  - high-level synthesis to RTL
  - based on Guarded Atomic Actions
- But, verification is still
  - performed on low-level, RTL description
  - predominantly test-based




### Pipeline Verification Goals

- Start Verification at the Specification Level
- Explore Micro-Architectural Alternatives at the Specification Level
- Close the Gap between Specification and Implementation
- Exploit Synergy with Bluespec, CAL
- Incorporate Proof-based techniques into the established SoC Verification Flow



### 5-stage RISC SoC Processor



#### **Generic Operations**

Load Store

Dropo

Branch

**ArithRR** 

**ArithImm** 

#### Pipeline Stages

Instruction Fetch (IF)

Instruction Decode (ID)

Execute (EX)

Memory Access (MEM)

Writeback (WB)





### Microprocessor Specification: Term Rewriting Systems

†Defined as a tuple (S, R, S<sub>0</sub>) where

- S is a set of terms
- R is a set of re-writing rules
- S<sub>0</sub> is a set of initial terms, S<sub>0</sub> S

States: represented by TRS terms Transitions: represented by TRS rules:-

where s1 and s2 are terms and p is a predicate

**Example**: Microprocessor Op rule

Proc(pc, 
$$rf$$
,  $im$ ) if  $im[pc] = Rr := Op(Ra, Rb)$   
Proc(pc + 1,  $rf[Rr := v]$ ,  $im$ ) where  $v := Op(rf[Ra], rf[Rb])$ 



### Microprocessor Specification: Term Rewriting Systems

```
†Defined as a tuple (S, R, S<sub>0</sub>) where
- S is a set of terroperation specified as a
- So is a set of initial termstransformation
            reponethe processor registers
States:
Transitions: represented by TRS rules:-
             52
where s1 and s2 are terms and
Example: Microprocesso
  Proc(pc, rf, im) \not = if im[pc] = Rr := Op(Ra, Rb)
  Proc(pc + 1, rf[Rr := v], im) where v := Op(rf[Ra], rf[Rb])
```



#### Abstract Context: Arithmetic Instruction

```
Instruction Specification
context PTPEC
constants Register Rr Ra Rb NOP ArithRROp
                                                                        Rb
                                                                                Rr
                                                       Opcode
                                                                 Ra
sets Op // Operations
axioms
  @axm1 Register ⊆ N // Processor Register Identifier
  @axm2 Rr ∈ Op → Register // Destination Register
  @axm3 Ra ∈ Op → Register // First Source Register
  \text{@axm4} \text{ Rb} \in \text{Op} \rightarrow \text{Register} // Second Source Register
  @axm5 ArithRROp ⊆ Op // Register/Register Arithmetic Operations
  @axm6 NOP ∈ Opcode // No Operation
  @axm7 NOP ∉ ArithRROp
end
```



func

<sup>†</sup> A proposal for records in Event-B Evans and Butler, Lecture Notes in Computer Science, 2006


#### Abstract Machine: Arithmetic Instruction

```
machine PIPEM sees PIPEC
variables Regs WBop
                                                      Instruction Specification
invariants
                                                   MUL Rr. Ra. Rb
  @inv1 Regs ∈ Register \rightarrow Z
                                                  ADD Rr. Ra. Rb
                                                   SLT Rr, Ra, Rb
                                                    V Rr. Ra. Rb
  event ArithRR
    any pop
                                                      Regs[Rr] <- Regs[Ra] + Regs[Rb]
    where
      @grd1 pop ∈ ArithRROp
    then
      Qact1 Regs(Rr(pop)) = Regs(Ra(pop)) + Regs(Rb(pop))
  end
```

end




#### Abstract Machine: Microarchitecture






# Refinement: 2-stage pipeline (EXecute and WriteBack)



```
event EX
   any ppop
   where
      @grd1 ppop ∈ ArithRROp
   then
      @act1 EXALUoutput ≔ Regs(Ra(ppop)) + Regs(Rb(ppop))
      @act2 EXop ≔ ppop
end
```

```
event WB refines ArithRR
  where
    @grd1 EXop ∈ ArithRROp
  with
    @pop pop = EXop
  then
    @act1 Regs(Rr(EXop)) := EXALUoutput
    @act2 WBop := EXop
end
    Southampton
    School of Electronics
```


Refinement: 2-stage pipeline (EXecute and WriteBack)




```
event EX
  any ppop
  where
    @grd1 ppop ∈ ArithRROp
  then
    @act1 EXALUoutput ≔ Regs(Ra(ppop)) + Regs(Rb(ppop))
    @act2 EXop ≔ ppop
end
```

```
event WB refines ArithRR
  where
    @grd1 EXop ∈ ArithRROp
  with
    @pop pop = EXop
  then
    @act1 Regs(Rr(EXop)) := EXALUoutput
    @act2 WBop := EXop
end
    Southampton
    School of Electronics
```

### Pipeline Feedback and Interleaving




E2 followed by E1 (E2;E1) is equivalent to E1 || E2



There is NO Interleaving that represents E1 // E2




### Consider *Sequential* Execution<sup>†</sup>




```
convergent event EX
   any ppop
   where
      @grd1 ppop ∈ ArithRROp
      @grd2 ppop ≠ EXop
      @grd3 WBop = EXop
      then
      @act1 EXALUoutput = Regs(Ra(ppop)) + Regs(Rb(ppop))
      @act2 EXop = ppop
end
† Computer Architecture: Complexity and Correctness
   Müller and Paul, Springer, 2000
```


```
event WB refines ArithRR
  where
    @grd1 EXop ∈ ArithRROp
    @grd2 WBop ≠ EXop
  with
    @pop pop = EXop
  then
    @act1 Regs(Rr(EXop)) := EXALUoutput
    @act2 WBop := EXop
  end
    Southampton
    School of Electronics
```




```
convergent event EX
  any ppop
  where
    @grd1 ppop ∈ ArithRROp
    @grd2 ppop ≠ EXop
    @grd3 WBop = EXop
    then
    @act1 EXALUoutput ≔ Regs(Ra(ppop)) + Regs(Rb(ppop))
    @act2 EXop ≔ ppop
end
```

```
event WB refines ArithRR
  where
    @grd1 EXop ∈ ArithRROp
    @grd2 WBop ≠ EXop
  with
    @pop pop = EXop
  then
    @act1 Regs(Rr(EXop)) = EXALUoutput
    @act2 WBop = EXop
end
    Southampton
    School of Electronics
```








```
convergent event EX
  any ppop
  where
    @grd1 ppop ∈ ArithRROp
    @grd2 ppop ≠ EXop
    @grd3 WBop = EXop
  then
    @act1 EXALUoutput ≔ Regs(Ra(ppop)) + Regs(Rb(ppop))
    @act2 EXop ≔ ppop
end
```

```
event WB refines ArithRR
  where
    @grd1 EXop ∈ ArithRROp
    @grd2 WBop ≠ EXop
  with
    @pop pop = EXop
  then
    @act1 Regs(Rr(EXop)) := EXALUoutput
    @act2 WBop = EXop
  end
    Southampton
    School of Electronics
    and Computer Science
```



```
convergent event EX
  any ppop
  where
    @grdl ppop ∈ ArithRROp
    @grd2 ppop ≠ EXop
    @grd3 WBop = EXop
  then
    @act1 EXALUoutput ≔ Regs(Ra(ppop)) + Regs(Rb(ppop))
    @act2 EXop ≔ ppop
end
```

```
event WB refines ArithRR

where

@grd1 EXop ∈ ArithRROp

@grd2 WBop ≠ EXop

with

@pop pop = EXop


then

@act1 Regs(Rr(EXop)) = EXALUoutput


@act2 WBop = EXop

end

School of Electronics
```




# Sequential Execution: Simplifying the Invariant




```
convergent event EX
  any ppop
  where
    @grd1 ppop ∈ ArithRROp
    @grd2 ppop ≠ EXop
    @grd3 WBop = EXop
    then
    @act1 EXALUoutput ≔ Regs(Ra(ppop)) + Regs(Rb(ppop))
    @act2 EXop ≔ ppop
end
```

```
event WB refines ArithRR
  where
    @grd1 EXop ∈ ArithRROp
    @grd2 WBop ≠ EXop
  with
    @pop pop = EXop
  then
    @act1 Regs(Rr(EXop)) := EXALUoutput
    @act2 WBop := EXop
  end
    Southampton
    School of Electronics
```


# Sequential Execution: A Correct Refinement of the Abstract Model




#### Consider *Parallel* Execution




#### Consider *Parallel* Execution



#### Consider *Parallel* Execution



# Parallel Execution must detect potential RAW Hazard




@act4 EXop ≔ ppop

end


Computer Architecture: A Quantitative Approach Hennessy and Patterson, 1990



### .... and deal with the RAW Hazard correctly



### .... and deal with the RAW Hazard correctly



### Summary and Future Work

- A Systematic Method for Pipelined Hardware Component Specification is being developed using Event-B refinement and automatic proof
  - Micro-architectural Exploration and Verification can be raised to the Specification Level
  - A route to Bluespec, CAL is being explored
  - Can potentially be incorporated into an existing High-Level Synthesis Methodology

